TRANSMITTAL OF FORMAL DRAWINGS

Docket No. BUR920030168US1 (17124)

In Re Application Of: Darren Anand, et al

Art Unit Confirmation No. Examiner Serial No. Filing Date Unknown Unknown Unknown November 19, 2003 10/707,071

LUTOMATIC BIT FAIL MAPPING FOR EMBEDDED MEMORIES WITH CLOCK MULTIPLIERS



Address to: **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

Transmitted herewith are:

8 sheets of formal drawing(s) for this application.

Each sheet of drawing indicates the identifying indicia suggested in 37 CFR Section 1.84(c). X

Steven Fischman

Registration No. 34,594

Correspondence Address

Customer No.: 23389

/ Dated:

February 26, 2004'

I certify that this document and attached formal drawings are being deposited on 2/26/04 U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Signature of Person N

Steven Fischman

Typed or Printed Name: